Task specification refinement pipeline with 6 stages (parallel analysis, architecture synthesis, decomposition, parallelization, verification, promotion) and quality gates